VXI Fiber Optic Grand Interconnect Slot-0 Controller Module

The KineticSystems Grand Interconnect connects multiple I/O chassis to a host computer to provide a high-throughput, deterministic data acquisition and control system.

The Grand Interconnect system supports distances between nodes up to 2 km (6,560 ft) with an I/O throughput to 10 MB/s. A complete Grand Interconnect system includes an Interconnect Host Adapter (IHA), up to 126 I/O nodes that may include VXI Slot-0 controllers and/or CAMAC (IEEE 583) crate controllers, and a fiber optic highway.

VXI Fiber Optic Grand Interconnect Controller Module: V160

V160 Data Sheet

Supporting Software

Supporting Chassis

US Prices Start at: $(Consult)

Request Quote

The V160 is a single-width, C-size, VXIbus controller that interfaces the Interconnect Highway to a VXI chassis. It is a slave device on the highway and receives its commands from an Interconnect Host Adapter. This module meets all the requirements of a VXIbus Slot-0 controller, including a MODID register for geographic addressing, a "CLK10" 10 MHz source, TTL/ECL trigger functions, and VXI interrupt handling. Interrupts generated in the VXI chassis are acknowledged by the V160, causing a demand message to be transmitted over the highway to notify the host.

The V160 communicates with the VXIbus using A32, A24, or A16 addressing modes as well as D32, D16, or D08 (EO) data transfers. All access via VXIbus is performed using register-based commands. The V160 module includes a 16 MHz clock driver, a data transfer bus priority arbiter, and an interrupt handler.

List processing is included to allow the V160 to execute a sequence of preloaded write or read commands to selected VXI module registers. The list can be triggered by a software command from the Interconnect Host Adapter (IHA); an internal, crystal-controlled, programmable counter/timer; an externally supplied trigger source; a preselected interrupt; or a TTL/ECL trigger line. During setup the list is downloaded over the highway. Once execution begins, data received from VXIbus read operations is stored in a 2 kbyte FIFO memory for transmission to the host computer. For applications that require more than 2 kbytes of storage for timer-initiated lists, a 4 MB buffer memory option is available. For VXIbus write operations, data may be embedded in the list or extracted from a FIFO memory.

The Interconnect Host Adapter also contains a list processor. Its list memory can be used for all I/O transfers. With this approach, both the I/O register addresses and the data must be transmitted over the highway which reduces overall throughput. However, a high performance list operation for a multi-chassis system can be obtained by using an instruction in the IHA's list processor to transfer a block of read or write data for all operations in a chassis; then the list processor in each V160 can select the sequence of I/O registers to be read or written. This causes only data to be transmitted over the highway, resulting in maximum I/O throughput. The full 10 MB/s data throughput can be achieved by the V160, limited only by the IHA and VXI module transfer capabilities. The I/O list can be driven by a programmable timer with rates ranging from less than 0.06 Hz to 500 kHz.

VXI Module Features

  • Part of the High-Throughput, Low Latency Grand Interconnect Interface System
  • VXIbus Controller for the Grand Interconnect Interface System
  • Up to 126 Controllers per Grand Interconnect Network
  • Provides Full VXI Slot-0 Functionality
  • Provides Full Throughput with a 2 km Maximum Distance Between Fiber-Optic Nodes
  • Provides up to 10 MB/s Highway Throughput
  • Includes a High-Speed Command Processor
  • Supports Buffer Memory Options
  • TTL Trigger Expansion

VXI Module Ordering Information

V160 Products and Part Numbers
Grand Interconnect Slot-0 Controller V160-AA13
Grand Interconnect Slot-0 Controller
with 4MB Memory
Grand Interconnect Slot-0 Controller
with Trigger Line Interface
Grand Interconnect Slot-0 Controller
with Trigger Line Interface and 4 MB Interface